



FIG. 1



**FIG. 2A**

FIG. 4 is a block diagram of a digital circuit 106. The circuit 106 includes a plurality of D-type flip-flops (D Q) and logic gates. The circuit 106 is configured to process a set of inputs (Input 1 through Input 23) and generate a set of outputs (Output 0 through Output 15). The circuit 106 includes a clock input (VCLK) and a reset input (Input 11). The circuit 106 is configured to generate a set of outputs (Output 0 through Output 15) based on the inputs and the clock signal.



**FIG. 4**

FIG. 5 is a schematic diagram of a display device 120 showing a display area 122 divided into two regions, REGION 1 and REGION 2, by a vertical line. The display area 122 is defined by coordinates (X1, Y1) at the top-left corner and (X4, Y4) at the bottom-right corner. The vertical line is defined by coordinates (X2, Y2) at the top and (X3, Y3) at the bottom. REGION 1 is the area to the left of the vertical line, and REGION 2 is the area to the right. A time display 121 showing "7:46 AM" is located in the top-left corner of REGION 1.




FIG. 5

Figure 6B: Timing diagram for the first 32 lines of a video frame. The diagram shows the sequence of signals: EN, RSVD, SPCLK, BRIGH<sub>T</sub>, CLKEN, BLANK, HSYNC, VSYNC, and PEN. The signals are active for specific line intervals, with PEN being active for lines 16 through 31.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EN	RSVD	SPCLK	BRIGH <sub>T</sub>	CLKEN	BLANK	HSYNC	VSYNC	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN	PEN

SIGCTL

132

FIG. 6B

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	STOP <sub>10</sub>	STOP <sub>9</sub>	STOP <sub>8</sub>	STOP <sub>7</sub>	STOP <sub>6</sub>	STOP <sub>5</sub>	STOP <sub>4</sub>	STOP <sub>3</sub>	STOP <sub>2</sub>	STOP <sub>1</sub>	STOP <sub>0</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	START <sub>10</sub>	START <sub>9</sub>	START <sub>8</sub>	START <sub>7</sub>	START <sub>6</sub>	START <sub>5</sub>	START <sub>4</sub>	START <sub>3</sub>	START <sub>2</sub>	START <sub>1</sub>	START <sub>0</sub>

VSIGSTRTSTOP

134

FIG. 6C

Figure 6D shows a sequence of 32 bits, 31 down to 0, representing the HSIGSTRTSTOP signal. The sequence is: 31 (RSVD), 30 (RSVD), 29 (RSVD), 28 (RSVD), 27 (RSVD), 26 (STOP<sub>10</sub>), 25 (STOP<sub>9</sub>), 24 (STOP<sub>8</sub>), 23 (STOP<sub>7</sub>), 22 (STOP<sub>6</sub>), 21 (STOP<sub>5</sub>), 20 (STOP<sub>4</sub>), 19 (STOP<sub>3</sub>), 18 (STOP<sub>2</sub>), 17 (STOP<sub>1</sub>), 16 (STOP<sub>0</sub>).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	STOP <sub>10</sub>	STOP <sub>9</sub>	STOP <sub>8</sub>	STOP <sub>7</sub>	STOP <sub>6</sub>	STOP <sub>5</sub>	STOP <sub>4</sub>	STOP <sub>3</sub>	STOP <sub>2</sub>	STOP <sub>1</sub>	STOP <sub>0</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	START <sub>10</sub>	START <sub>9</sub>	START <sub>8</sub>	START <sub>7</sub>	START <sub>6</sub>	START <sub>5</sub>	START <sub>4</sub>	START <sub>3</sub>	START <sub>2</sub>	START <sub>1</sub>	START <sub>0</sub>

HSIGSTRTSTOP

136

FIG. 6D

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	VCLR <sub>10</sub>	VCLR <sub>9</sub>	VCLR <sub>8</sub>	VCLR <sub>7</sub>	VCLR <sub>6</sub>	VCLR <sub>5</sub>	VCLR <sub>4</sub>	VCLR <sub>3</sub>	VCLR <sub>2</sub>	VCLR <sub>1</sub>	VCLR <sub>0</sub>


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	HCLR <sub>10</sub>	HCLR <sub>9</sub>	HCLR <sub>8</sub>	HCLR <sub>7</sub>	HCLR <sub>6</sub>	HCLR <sub>5</sub>	HCLR <sub>4</sub>	HCLR <sub>3</sub>	HCLR <sub>2</sub>	HCLR <sub>1</sub>	HCLR <sub>0</sub>

SIGCLR


138

FIG. 6E

FIG. 7A is a schematic diagram of a cursor image 152 on a screen 150. The cursor image 152 is shown as a rectangle with a pointer 154 at its top-left corner. The screen 150 is represented by a large rectangle. The cursor image 152 is positioned in the upper-left corner of the screen 150. The pointer 154 is a small arrow pointing towards the top-left corner of the cursor image 152. The screen 150 is labeled "Screen" in the center. The cursor image 152 is labeled "Cursor Image" in the center. The pointer 154 is labeled "154". The screen 150 is labeled "150". The cursor image 152 is labeled "152".



**FIG. 7A**



**FIG. 7B**

160






FIG. 8A

FIG. 8B



160



166





FIG. 9A

FIG. 9B



**FIG. 10**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	NA	NA

CURSOR\_ADR\_START

FIG. 11A

200

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	NA	NA

CURSOR\_ADR\_RESET

FIG. 11B

202

FIG. 11C is a block diagram of a cursor size register. The register is 32 bits wide and contains the following fields:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DLNS5	DLNS4	DLNS3	DLNS2	DLNS1	DLNS0	CSTEP <sub>1</sub>	CSTEP <sub>0</sub>	CLINS5	CLINS4	CLINS3	CLINS2	CLINS1	CLINS0	CWID1	CWID0

CURSORSIZE

204

FIG. 11C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>	COLO <sub>R</sub>

CURSORSIZE  
CURSORCOLOR1  
CURSORCOLOR2  
CURSORBLINK1  
CURSORBLINK2

206

FIG. 11D

FIG. 11E is a schematic diagram of a cursor XYLOC register. The register is 32 bits wide and is divided into two 16-bit halves. The upper 16 bits are labeled YLOC<sub>0</sub> through YLOC<sub>15</sub> and the lower 16 bits are labeled XLOC<sub>0</sub> through XLOC<sub>15</sub>. The register is shown in a table format with columns for bit positions 31 down to 16 and 15 down to 0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	YLOC <sub>10</sub>	YLOC <sub>9</sub>	YLOC <sub>8</sub>	YLOC <sub>7</sub>	YLOC <sub>6</sub>	YLOC <sub>5</sub>	YLOC <sub>4</sub>	YLOC <sub>3</sub>	YLOC <sub>2</sub>	YLOC <sub>1</sub>	YLOC <sub>0</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CEN	RSVD	RSVD	RSVD	RSVD	XLOC <sub>10</sub>	XLOC <sub>9</sub>	XLOC <sub>8</sub>	XLOC <sub>7</sub>	XLOC <sub>6</sub>	XLOC <sub>5</sub>	XLOC <sub>4</sub>	XLOC <sub>3</sub>	XLOC <sub>2</sub>	XLOC <sub>1</sub>	XLOC <sub>0</sub>

CURSORXYLOC

FIG. 11E

208

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLHEN	RSVD	RSVD	RSVD	RSVD	YLOC <sub>10</sub>	YLOC <sub>9</sub>	YLOC <sub>8</sub>	YLOC <sub>7</sub>	YLOC <sub>6</sub>	YLOC <sub>5</sub>	YLOC <sub>4</sub>	YLOC <sub>3</sub>	YLOC <sub>2</sub>	YLOC <sub>1</sub>	YLOC <sub>0</sub>

CURSOR\_DHSCAN\_LH\_YLOC

FIG. 11F

210






FIG. 12

FIG. 13A is a diagram of a 32-bit register structure for the PIXELMODE register. The register is divided into two 16-bit halves. The upper half (bits 31-16) contains eight RSVD (Reserved) fields. The lower half (bits 15-0) contains a DSCA (Data Stream Control) field, followed by seven M (Mode) fields (M0-M6), and seven P (Pixel) fields (P0-P6). The register is labeled 230.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	DSCA	C3	C2	C1	C0	M3	M2	M1	M0	S2	S1	S0	P2	P1	P0

PIXELMODE

FIG. 13A

230

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RD	DAT	DAT	DAT	DAT	DAT	DAT	DAT	DAT

PARLLIFOUT

FIG. 13B

232



FIG. 13C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	ESTR T <sub>3</sub>	ESTR T <sub>2</sub>	ESTR T <sub>1</sub>	ESTR T <sub>0</sub>	CNT3	CNT2	CNT1	CNT0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	DAT	DAT	DAT	DAT	DAT	DAT	DAT	DAT

PARLLIFIN

234

FIG. 13C

shift mode	color mode	output mode	P(23)	P(22)	P(21)	P(20)	P(19)	P(18)	P(17)	P(16)	P(15)	P(14)	P(13)	P(12)	P(11)	P(10)	P(9)	P(8)	P(7)	P(6)	P(5)	P(4)	P(3)	P(2)	P(1)	P(0)
0x0	0x4	single pixel per clock up to 24 bits wide	R(1)	R(0)	G(1)	G(0)	B(1)	B(0)	R(7)	R(6)	R(5)	R(4)	R(3)	R(2)	G(7)	G(6)	G(5)	G(4)	G(3)	G(2)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)
0x0	0x5	single 16-bit 565 pixel per clock	R(3)	R(2)	G(5)	G(4)	B(3)	B(2)	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(5)	G(4)	G(3)	G(2)	G(1)	G(0)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)
0x0	0x6	single 16-bit 555 pixel per clock	R(3)	R(2)	G(3)	G(2)	B(3)	P(2)	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(4)	G(3)	G(2)	G(1)	G(0)	G(4)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)
0x1	0x4	single 24 bit pixel mapped to 18 bits each clk	X	X	X	X	X	X	R(7)	R(6)	R(5)	R(4)	R(3)	R(2)	G(7)	G(6)	G(5)	G(4)	G(3)	G(2)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)
0x1	0x5	single 16-bit 565 pixel mapped to 18 bits each clk	X	X	X	X	X	X	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(5)	G(4)	G(3)	G(2)	G(1)	G(0)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)
0x1	0x6	single 16-bit 555 pixel mapped to 18 bits each clk	X	X	X	X	X	X	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(4)	G(3)	G(2)	G(1)	G(0)	G(4)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)
0x2	0x0	progressive scan	P(120)	P(12)	P(4)	P(20)	P(12)	P(4)	P(23)	P(22)	P(21)	P(15)	P(14)	P(13)	P(7)	P(6)	P(5)	P(23)	P(22)	P(21)	P(15)	P(14)	P(13)	P(7)	P(6)	P(5)
0x8	0x8	2 pixels per shift clock dual scan	R(14) *	G(14) *	B(14) *	R(4) *	G(4) *	B(4) *	R(17)	G(16)	G(15)	G(17)	G(16)	G(15)	B(17)	B(16)	B(15)	R(17)	R(16)	R(15)	G(17)	G(16)	G(15)	B(17)	B(16)	B(15)
0x3	0x0	progressive scan	P(14)	P(6)	P(2)	P(6)	P(14)	P(6)	P(14)	P(6)	P(2)	P(6)	P(14)	P(6)	P(2)	P(6)	P(15)	P(2)	P(14)	P(6)	P(15)	P(14)	P(13)	P(7)	P(6)	P(5)
0x8	0x8	4 pixels per shift clock dual scan	G(14) *	B(14) *	B(14) *	B(6) *	G(6) *	B(6) *	G(14)	G(13)	G(12)	G(11)	G(10)	G(9)	R(14)	R(13)	R(12)	R(11)	R(10)	R(9)	G(14)	G(13)	G(12)	R(14)	R(13)	R(12)
			P(14)	P(6)	P(2)	P(6)	P(14)	P(6)	P(14)	P(6)	P(2)	P(6)	P(14)	P(6)	P(2)	P(6)	P(15)	P(2)	P(14)	P(6)	P(15)	P(14)	P(13)	P(7)	P(6)	P(5)

FIG. 14A

0x4	0x0	progressive scan 8 pixels per shift clock dual scan	P7(23) R7 *	P6(23) R6 *	P5(23) R5 *	P4(23) R4 *	P3(23) R3 *	P2(23) R2 *	P1(23) R1 *	P0(23) R0 *	P7(15) G7 *	P7(7) B7 *	P6(15) G6 *	P6(7) B6 *	P5(15) G5 *	P5(7) B5 *	P4(15) G4 *	P4(7) B4 *	P3(15) G3 *	P3(7) B3 *	P2(15) G2 *	P2(7) B2 *	P1(15) G1 *	P1(7) B1 *	P0(15) G0 *	P0(7) B0 *
			Lower P3(23) R3 *	Upper P3(23) R3 *	Lower P2(23) R2 *	Upper P2(23) R2 *	Lower P1(23) R1 *	Upper P1(23) R1 *	Lower P0(23) R0 *	Upper P0(23) R0 *	Lower P3(15) G3 *	Lower P3(7) B3 *	Upper P3(15) G3 *	Upper P3(7) B3 *	Lower P2(15) G2 *	Lower P2(7) B2 *	Upper P2(15) G2 *	Upper P2(7) B2 *	Lower P1(15) G1 *	Lower P1(7) B1 *	Upper P1(15) G1 *	Upper P1(7) B1 *	Lower P0(15) G0 *	Lower P0(7) B0 *	Upper P0(15) G0 *	Upper P0(7) B0 *
0x5	0x0 0x8	2 2/3 pixels per clock	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0x6	0x0 0x8	Dual 2 2/3 pixels per clock	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
**	**	CCREN subs	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**
**	**	LCDEN subs	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**
**	**	ACEN subs	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**

\* These bits are an ORed combination of the bit value shown and the next significant bit below (This rounds the color value to nearest color)  
 \*\* These bits do not get a substitute and are defined to the values controlled by the pixel output mode in the upper part of the table  
 \*\*\* These bits are pinned out in CL-EP9215 Dillon II only. They are the MSBs of the color channels  
 \*\*\*\* Set PIXELMODE P13951 high to use these pins as outputs in the CL-EP9209

FIG. 14B




FIG. 15

FIG. 16A is a diagram of a 32-bit register structure for a BLINKRATE register. The register is divided into two main sections: a 16-bit upper section (bits 31-16) and a 16-bit lower section (bits 15-0). The upper section contains 16 RSVD (Reserved) fields. The lower section contains 16 fields, each divided into a RATE field (bits 15-12) and a MASK field (bits 11-8). The register is labeled BLINKRATE.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RATE	RATE	RATE	RATE	RATE	RATE	RATE	RATE

BLINKRATE

FIG. 16A

250

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK

BLINKMASK

FIG. 16B

252

FIG. 16C is a schematic diagram of a 32-bit register 254. The register 254 is divided into two 16-bit halves. The upper 16-bit half (bits 31-16) is labeled "BLINKPATRN" and contains 16 "PATRN" fields. The lower 16-bit half (bits 15-0) is labeled "PATTERNMASK" and contains 16 "PATTERNMASK" fields. The register 254 is also labeled "FIG. 16C".

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN

BLINKPATRN

FIG. 16C

254

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK

PATTERNMASK

FIG. 16D

256

[illegible]

258

**FIG. 16E**

FIG. 17 is a block diagram of a system for generating a gray scale image. The system includes a Look Up Table (LUT) 3, a Gray Scale Generator (Gen) 12, and a Color Multiplexer (MUX) 10. The LUT 3 receives input from a source and outputs a signal to the Gray Scale Generator 12. The Gray Scale Generator 12 outputs a signal to the Color Multiplexer 10. The Color Multiplexer 10 also receives input from a source and outputs a signal to a destination. The system is controlled by a set of Control Registers 4, which are connected to the Gray Scale Generator 12 and the Color Multiplexer 10. The Control Registers 4 are also connected to a set of memory locations 102 and 104.




FIG. 17



Figure 19 shows a 32-bit Gray Scale Look Up Table (LUT) structure. The table is organized into two rows of 16 bits each. The top row contains 16 bits, all labeled 'RSVD' (Reserved). The bottom row contains 16 bits, labeled 'D15' through 'D0' from left to right. The table is titled 'GRAYSCALE LUT'.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	FRAME	VERT	HORZ
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

GRAYSCALE LUT

282

FIG. 19




FIG. 18

300

300

302

[illegible]

304 →

H O R Z

FRAME 0	V	1	1	1	1
	E	1	1	1	1
	R	1	1	1	1
	T	1	1	1	1

FRAME 1

0	0	0	0	0
0	0	0	0	0
0	0	0	0	0
0	0	0	0	0

FRAME 2

1	1	1	1	1
1	1	1	1	1
1	1	1	1	1
1	1	1	1	1

FRAME 3

0	0	0	0	0
0	0	0	0	0
0	0	0	0	0
0	0	0	0	0

FIG. 22

306 →

H O R Z

FRAME 0	V	1	0	1	0
	E	1	0	1	0
	R	1	0	1	0
	T	1	0	1	0

FRAME 1				
0	1	0	1	1
0	1	0	1	1
0	1	0	1	1
0	1	0	1	1

FRAME 2

1	0	1	0
1	0	1	0
1	0	1	0
1	0	1	0

FRAME 3

0	1	0	1
0	1	0	1
0	1	0	1
0	1	0	1

FIG. 23

308



H O R Z

FRAME 0	V	1	1	0	0
	E	1	0	1	0
	R	0	0	1	1
	T	1	0	1	0

FRAME 1

0	0	1	1
0	1	0	1
1	1	0	0
0	1	0	1

FRAME 2

1	0	1	0
1	1	0	0
1	0	1	0
0	0	1	1

FRAME 3

0	1	0	1
0	0	1	1
0	1	0	1
1	1	0	0

FIG. 24





312 →

H O R Z

FRAME 0

1	0	0
0	1	0
0	0	1

FRAME 1

0	1	0
0	0	1
1	0	0

FRAME 2

0	0	1
1	0	0
0	1	0

FIG. 26

314 →

H O R Z

FRAME 0

1	0	0
0	0	1
0	1	0

V E R T

FRAME 1

0	1	0
0	1	0
0	0	1

FRAME 2

0	0	1
1	0	0
1	0	0

FIG. 27

316

**FIG. 28**

318 →

FRAME 0

	H	O	R	Z
V	1	0	0	0
E	0	0	1	1
R	0	1	0	0
T				

FRAME 1

0	1	0	0
0	1	0	0
0	0	1	1

FRAME 2

0	0	1	1
1	0	0	1
1	0	0	0

FIG. 29

[illegible]

**FIG. 30**

Display Type	Horizontal Resolution x Vertical Resolution	Video Clock frequency (MHz)	Frame Buffer Storage format	Display Data format	pixels per shift clock	Pixel Shift Clock frequency (MHz)	Vertical Frame Rate (Hz)
VFD	128 x 32	2	4 bpp	monochrome	8	0.25	400
LCD	128 x 64	2	4 bpp	monochrome	4	0.5	230
LCD	256 x 128	2	4 bpp	monochrome	4	0.5	60
"QVGA" TFT LCD	320 x 234	6.4	8 bpp	analog	1	6.4	80
QVGA STN LCD	320 x 240	4	4 bit RGB	4 bit RGB	1	4	50
HVGA STN LCD	640 x 240	8	4 bit RGB	4 bit RGB	1	8	50
"VGA" DC Plasma	640 x 400	16	4 bpp	monochrome	4	4	60
VGA EL	640 x 480	24	4 or 8 bpp	grayscale	8	3	75
VGA STN LCD	640 x 480	24	8 or 16 bpp	18 bit RGB	1	24	75
VGATFT LCD	640 x 480	24	8, 16, or 24 bpp	18 bit RGB	1	24	75
VGA CRT	640 x 480	25.175	8, 16, or 24 bpp	analog	1	NA	70
VGA CRT	640 x 480	32	8, 16, or 24 bpp	analog	1	NA	85
SVGA TFT LCD	800 x 600	40	8, 16, or 24 bpp	18 bit RGB	1	40	80
SVGA CRT	800 x 600	50	8, 16, or 24 bpp	analog	1	NA	85
XGA TFT LCD	1024 x 768	60	8, 16, or 24 bpp	18 bit RGB	2	30	72
XGA CRT	1024 x 768	75	8, 16, or 24 bpp	analog	1	NA	80
SXGA TFT LCD	1280 x 1024	85	8, 16, or 24 bpp	18 or 24 bit RGB	1	85	60
SXGA CRT	1280 x 1024	110	8, 16, or 24 bpp	analog	1	NA	70
SXGAW TFT LCD	1400 x 1024	90	8, 16, or 24 bpp	18 or 24 bit RGB	1	90	60
SXGA+ TFT LCD	1400 x 1050	110	8, 16, or 24 bpp	18 or 24 bit RGB	1	110	70
UXGA TFT LCD	1600 x 1200	135	8, 16, or 24 bpp	18 or 24 bit RGB	1	135	65
UXGA CRT	1600 x 1200	135	8, 16, or 24 bpp	analog	1	NA	60
UXGAW TFT LCD	1900 x 1200	135	8, 16, or 24 bpp	18 or 24 bit RGB	1	135	60
HDTV-2 LCD	1280 x 720	50	8, 16, or 24 bpp	24 bit RGB	1	50	50
HDTV-2 CRT	1280 x 720	66	8, 16, or 24 bpp	analog	1	NA	60
HDTV-4 LCD	1920 x 1080	135	8, 16, or 24 bpp	24 bit RGB	1	135	60
HDTV-4 CRT	1920 x 1080	135	8, 16, or 24 bpp	analog	1	NA	55
QXGA LCD	2048 x 1536	135	4 bpp	monochrome	8	16.875	40
QSXGA LCD	2560 x 2048	135	4 bpp	monochrome	8	16.875	24
QUXGA LCD	3200 x 2400	135	4 bpp	monochrome	8	16.875	17

FIG. 31





FIG. 32



**FIG. 33**







FIG. 34






FIG. 36




FIG. 37